Photonic packet switches offer high speed, data rate and format transparency, and flexihility required by future computer com munications and cell-based telecommunications networks. In this paper, we review experimental progress in state-of-the-art pho tonic packet switches with an emphasis on all-optical guided-wave systems. The term all-optical implies that the data portion of a packet remains in opticalformat from the source to the destination.
I. INTRODUCTION
In future fiber-optic packet-switched communication net works, the high transmission link data rates as well as the large number of packets transmitted per second will place severe demands on the aggregate network bandwidth.
For paCket-based applications (e.g., computer communica tions, ATM-based telecommunications), packets or cells are individually routed and the switch reconfiguration speed is of prime importance. Although electronic technology can achieve high switching speeds, it is not well matched to the transmission bandwidths of fiber-optic links. Pho tonic switches provide both the high switching speeds and a transmission bandwidth compatible with the fiberManuscript received December 21, 1993 ; revised July 7. 1994. 
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Recirculating Buffer In a typical electnmic switch, buffers are used for syn chronization, contention resolution, and fl ow control, and can be located at the switch inputs, switch outputs, in ternally. or shared as illustrated in Fig. I(a) , The term "bufferIcss" or "memory less" in electronic switching usu ally refers to an absence of buffers within the switch fabric itself; therefore. we only refer to buffered electronic switches. Thc buffer size or depth is chosen to handle the mismatch between the input flow of packets and the estimated output flow, Sequential electronic buffers are characterized by clocked opcration, where packets are syn chronou sly transferred from stage to stage of the buffer, and removed first-in-first-out (FIFO) or last-in-first-out (LIFO). Sequential input buffers suffer an undesirable characteristic called head-of-the-queue blocking, where a blocked packet at the head stops unblocked packets in the queue from being routed even though they can be routed without contention. Shared, recirculating, and output buffers allcviate the head of-the-queue blocking by allowing packets to he removed from any stage of the queue. Random-access memories (RAM) are used to implement shared buffers, but do not scale well in terms of access time for increasing number of switch inputs. Studies have shown that higher performance is rcached when using output bulTer, l3 J for FIFO buffering.
Bufferi ng is abo used to pipeline packets through the switch, providing an increase in throughput with a tradeoff in latency.
From a broadband communications perspective (e.g., simultaneous support of multiple traffic types, simultaneous support of digital and analog signals), electronic buffers can be a limiting factor. The fastest bit rate supported is based on the bsic hurrer clock rate. Therefore, all traffic mw .. t conform to the buffer increments while entering the switch. Additionally. a future increase in transmission line bit rates will require the electronic buffers to he upgraded.
B. Data-Rate and Format Transparency
Photonic switch research over the past ten years has focu se d on how to best utilize the wide bandwidth to in crease performance or fill requirements difficult to perform with electronic switching. One example is the capability of photonic switches in conjunction with optical fibers to maintain data in all-optical fo rmat from the source to final destination. This characteristic allows the simultaneous transport of multiple data rates (data-rate transparency) and multiple formats (format transparency). Photonic packet switches are characterized as elastic-buffered or passive buffered. Here, the term passive-buffered implies that only passive delay lines are used. typically fibcr loops. Elastic buffered all-optical switches are characterized by the avai l able optical memory technologies useful for packet storage. These buffers are different from their electronic counter parts. The primary type of optical buffcr in use recirculates packets instead of holding them statically or stationary in memory. Optical buffers can be used at the input, output, and as recirculatory buffers as illustrated in Fig. I (b) .
Examples of fibcr-based memories are shown in Fig. 2 : Fig. 2 (a)-a simple fiher loop delay; Fig. 2 . [14] . The loop delay line and recirculating delay line buffers can be used for holding or reordering packets but not for synchronization. Optical synchronization can be performed using time slot interchangers as discussed at the end of th i s paper.
Another important difference hetween electronic and photonic switching is the speed mismatch between the time required for the switch to change its state and the processing time required to determine the appropriate state of the switch. Core-and-edge logical network structures [15] for packet switches distribute the processing burden of low-level functions. such as routing. within the core of the network, and perform high-level functions. such as session setup, at the periphery of the nctwork. The high level functions require a large amount of slow processing, and can be performed easily with electronics. The low level functions, on the other hand, require relatively simple processing, but must be performed at high speed and completed in a time interval t' less than the packet length Tp (I) so that the switch is ready to route the next packet as soon as it arrives. This is particularly important when packets are routed on a packet-by-packet basis as with process synchronization and memory fetches in a computer interconnection network.
One proposed method of performing the low-level func tions in a photonic switch is to use an electronic overlay network [16] where the header of each packet is converted to an electronic signal and sent to a sclf-routing electronic switch that is topologically identical to the photonic switch. In the electronic overlay network, the routing information contained in the packet header determines the state of each electronic switching element, which in tum determines the state of the optical switching element. Once the electronic switch is completely set, the optical packet (including the header and the data packet) is sent through the photonic switch. To avoid a data flow bottleneck at the switch input, the time t' required to electronically process the routing information and set the switching elements, must be less than the packet period Tp. The processing speed of the low-level functions can be increased by using parallel processing or pipe lining [17] . A K-fold increase in speed can be obtained by connecting a system of K processors in parallel, and sequentially allocating the input data to the individual processors. However, the hardwarc rcquired to replicate the processing units K times and sequentially allocate the data to the K individual processors may be complex. A K-fold increase in speed can also be obtained by forming a pipeline which partitions the low-level processing functions into a sequence of K discrete processing stages, of duration t:,
In this case, processing of the low-level functions must be completed at each stage of the pipeline in a time interval less than the packet length, that is (2) A s bit rates increase, it will become increasingly expen sive for electronic processing to satisfy (2), even if parallel processing or pipelining is used. This suggests turning to optical processing of low-level functions to take advantage of its speed, and in some cases, its parallelism.
II. P HOTONIC S WITCH A RCHITECTURES
Photonic switch networks can be categorized into two classes: centralized or distributed. In a centralized switch. sourccs and destinations communicate through switch ele ments at the switch periphery (see Fig. 3 terns or inter-offi ce communications. Distributed switches allow sources and destinations to communicatc dircctly through most or all switch elements (see Fig. 3 (b» and are appropriate for architectures where nodes are geographi cally separated such as a distributed computing environment or a broadband digital services network (BDSN). Combined centralized and distributed switching is often found in real networks, where each distributed switch is an N x N switch.
Photonic packet switches can be modeled in terms of the constituent subsystems: the switch fabric, the routing control processor (RCP), and the input and output interface units as illustrated in Fig. 4 . The switch fabric forms optical connections between inputs and outputs; this connectivity may be one-to-one (permutation), broadcasting of one-to many. or concentration of many-to-one. The RCP sets the connection state of the switch, mediating internal block ing states and output-port contention. Symmetric switches, where the number of inputs equals the number of outputs, are considered in this paper. For distributed switch archi tectures, the RCP also mediates the connections between incoming network links, a local host, and outgoing network links.
A. Design Principles
The following set of principles are important in designing an all-optical photonic switch:
• preservation of the optical bandwidth and end-to-end optical transparency throughout the routing process;
• minimization of the number of optical buffers or memories;
• use of extrcmely simple routing protocols;
• reduction of optical loss and crosstalk;
• reduction of the number of photonic switch elements;
• use of synchronization techniques amenable to switch ing without static buffers;
• meeting telephony synchronization standards. 
III. OPTICAL PACKET CO[)]NG TECHNIQUES
Packetized communication is the transportation of data as a discrete unit or cell accompanied by some form of routing information. A packet can be functionally described using a layered modeL At the physical network level there are effectively two layers, the payload and the header. Optical pulse interval and mixed-rate time-domain tech niques have been employed to generate packets with mul tiple information fields in a bit-serial format. Optical pulse interval coding is structured so that the header can be 1654 processed optically. allowing the routing control processor to operate at the same bandwidth as the photonic switch and optical fiber [20] . The packet is of duration Tp, and consists of a header followed by a data payload. The duration of a data bit is t. The header is comprised of a framing pulse 1:"0°
'" -l., 1.5 Optical packets can also be transmitted bit-parallel with each bit in the packet at a separate frequency in a single mode fiber [25]-[27]. At transmission, the bit-parallel packet occupies a time frame slightly larger than a single bit duration. Fiber dispersion will spread the bits leading to bit skew. 6-bit packets have been experimentally transmitted with a channel spacing of 2 nm [28] . The packet consists of a 4-bit payload at 1.3 p.m and a 2-bit header at 830 nm. Thc individual bit rate per wavelength was 50 Mb/s, yielding a bit-parallel payload rate of 200 Mb/s. The generation of bit parallel packets can also be accomplished using a mixture of multiwavelength and subcarrier multiplexing [29J.
A. Comments on Coding Techniques
Bit-level coding using OCDM utilizes the high fiber and switch bandwidths to allocate header uverhead to each pay load bit. Generally, streams of bits are logically assembled into packets, and the abundant bandwidth may be better applied to support other low-level functions in addition to the destination address. Optical pulse interval cuded packets allow higher level functions to be implemented. and the use of a framing pulse provides a synchronization mechanism on a packet-by-packet basis. The current state of-the-art all-optical processing techniques make it difficult BLUMENTHAL et al.: PHOTONIC PACKET SWITCHES to implement the full set of low-level functions optically. While this may change in the future, direct electronic processing of high-bandwidth header information is more difficult than switching high-bandwidth payloads with a photonic switch. Therefore, either the high-speed header must bc slowed down, or low-speed headers transmitted with high-speed payloads. Mixed-rate time-domain coding allows the electronics to process a relatively low-speed header. The consequence for performing mixed-rate coding bit-serially is added latency and decreased throughput due to the fact that the header can occupy a significant portion of the packet.
Transmitting the payload and header in parallel increases throughput since the header can occupy the same duration as the payload and be processed in parallel. A primary consideration for out-of-band-signaling is the need to keep the payload and header logically connected throughout the routing process. For known inter-switch distances, delay compensation can be used between two wavelengths for realignment between the header and payload. An issue common to both out-of-band-signaling and bit-parallel tech niques is crosstalk and signal degradation due to fiber-optic nonlinearities [30] . While an SCM header will minimize separation of the payload from the header, a disadvantage of subcarrier multiplexing of the header is the added complexity of active microwave mixing components in the transmitter and at each switch, and that the bit rate In55 is constrained to be lower than the subcarrier frequency.
A power penalty is also paid by requiring the transmitter to supply signal power for both the payload and header simultaneously [22J. Nonlinear crosstalk effects in the fiber may limit this approach due to the close channel spacing of the SCM channels. Additionally, the SCM passes through the photonic switch with the payload, an undesirable quality in most architectures. In a dual-wavelength system, passive optical filtering can be used to extract out-of-band headers, leading to a lower complexity for header extraction. Two tuned optical sources are required at each transmitter, and the payload and header power rcquircments are decoupled.
Sourcc and optical filter stability. in addition to fiber dispersion, are critical issues in this approach.
Finally, bit-parallel multiwavelength packets offer thc advantages of complete wavelength division multiplexing in that the electronics at both the network edges and core need only run at the packet rate instead of the bit rate. For applications where information is initially bit parallel (e.g., computer communications), this technique avoids bottlenecks associated with high-speed parallel-to serial and serial-to-parallel conversion. As with any bit parallel transmission technique, bit skew caused by channel delay variation (e.g., dispersion) must be compensated for in order to be increased over a bit-serial approach. In this case. dispersion compensation can be used. The complexity and availability of multi wavelength sources are also an important issue as is the need for inter-node wavelength synchronization.
IV. ROUTING STRATEGIES
Routing is the method used to choose a preferred path to send a packet from its source to destination, whether it be input and output ports for a switch or endpoints in a multi switch network. Routing control may be centralized or Routing strategies based on simple algorithms can reduce information bottlenecks at the switch. A routing protocol must be able to handle both switch-level routing and contention resolution. The appropriate routing strategy or algorithm strongly depends on the switch or network topol ogy. Centralized and distributed switches can be classified not all input-output permutations are possible with the Banyan switch, and the throughput of this architecture is severely limited. This is seen in Fig. 6 , where two packets with destination addresses III and 110 need to be simultaneously routed to the lower output port of the second crosspoint in the second stage, resulting in an internal confl ict. Resolution of internal and output port contention states is addressed later in this paper.
V. EXPERIMENTAL SELF-ROUTING 1 x N SWITCHES
Self-routing was the first type of photonic packet switch experiment performed since it is the lowest required level of functionality, and can be demonstrated using a simple photonic gate (pass or block) or a 1 x 2 photonic switch. Extension of self-routing to a 2 x 2 switch and larger sizes requires processing of contention resolution as discussed in the next section. In order to show self-routing, it is first necessary to generate an optical packet that contains a payload and header (packet generation techniques were discussed in Section III). The first experiments coded headers that contained the destination address. Self-routing is then demonstrated by injecting an optical packet into the switch, stripping the header from the payload, processing the header by mapping the destination address to a switch state, setting the switch state, and passing the payload through the switch.
The general form of a self-routing photonic packet switch experiment is illustrated in Fig. 7 . At the switch input, HLl I \1ENfHAL et al.: PHOTONIC PACKET SWITCHES packet headers are directed to the Rep through the input interface. Three different methods have been used: tapping of optical power using a fiber coupler [18] , l201- [23] , separation of wavelength multiplexed headers from the payload [24] , [27], [28] , and detection of gain modulation in a semiconductor laser amplifier [35] , Power tapping removes a portion of the complete optical packet with loss lhal can be compensated for with an optical amplifier; wavelength multiplexing removes only the header, allowing the payload to pass through the switch with only a small decrease in optical power due to excess losses; detection of gain modulation in a laser amplifier allows monitoring of the header while simultaneously amplifying the complete packet. Several types of photonic switch clements have been used in self-routing 1 x 2 switch demonstrations and are illustrated in Fig. R: Fig. R(a) -a Mach-Zehnder gate [36] ; Fig. 8(b) -a semiconductor laser amplifier gate [37] ; and Fig. 8(c) -a passive optical splitter with semiconductor laser amplifier gates [38] . The 1 x 1 switches (modulators) were used to simulate routing between two outputs using the on and off states.
In 1987, the first reported photonic packet switch experiment involved bit-level destination address coding using optical code-division multiplexing at 100 Mchip/s with 32-chip packet headers in a LiNb03 electrooptic Mach-Zehnder integrated-optic modulator [18] . In a subsequent demonstration, this experiment was scaled up to a LiNb03 11 x 11 crossbar photonic switch with 12.5 Gchips/s with 125-bit packet headers and a switch reconfiguration rate of 1.33 GHz [19] . This cxpcriment, shown in Fig. 9 , was used to investigate optical and electronic crosstalk issues involved with self-routing at high speeds in a complex photonic switch structure as well as high-speed reconfigurability and data-rate transparency.
Numerous experiments using optical correlation fol lowed, and a comprehensive review is given in [39] . These experiments addressed more complex issues for low-level routing functions in optically controlled switches such as:
• Optical time-division routing [4] , [39] - [41] to improve coding bandwidth efficiency.
• Optical self-clocked pulse-interval routing to allow timing acquisition on a packet-by-packet basis [42].
• Optoelectronic correlation technique using a photocon ductive "AND" gate [34] , [43] to increase the speed and throughput of the header recognition process_ Beginning in 1991, a series of electronically controlled packet switch experiments were reported. A self-routing experiment that demonstrated header extraction by mon itoring a semiconductor laser amplifier bias current [35] is shown in Fig. 10 . The lascr amplifier bias current is processed electronically to self-route the packet through a 1 x 2 LiNb03 switch. The optical amplifier also provides gain to the payload, providing an overall gain of 2 dB. The packets were coded as mixed-rate bit-seriaL with a payload data rate of 700 Mb/s and header data rate 100 Mb/s.
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A self-routing photonie packet switch that transported header and payload in parallel using SCM [23] is shown in Fig. 11 depths of the header and baseband payload were adjusted to obtain a measured header bit error rate (BER) of 10-9 • For computer communications, where a BER of 10-15 or better is required, error correction may be necessary for this technique.
Out-of-band-signaling using the dual-wavelength tech nique was first demonstrated in [27] for a bit-parallel deflection routed switch, and later in [24] in a dual wavelength demonstration for ATM cell switching. In the later experiment, the header was transmitted at 1550 nm at a rate of 155 Mb/s and the payload transmitted at 1300 nm at a maximum data rate of 933 Mb/s.
A. Self-Routing Through Cascaded 1 x2 Switches
An important step in experimental photonic packet switching was to demonstrate that multiple 1 x 2 self routed switches could be cascaded. Distributed control of a 1 x 4 LiNb03 tree switch using pulse interval coding [34] is shown in Fig. 12 . This experiment demonstrated destination-tag routing where each bit in the header is used to control a specific stage in the switch. Note that the control structure is distributed by stage instead of by switch crosspoint, leading to an efficient utilization of the optical control resources. A subsequent demonstration of electronic self-routing in two cascaded 1 x 2 semiconductor amplifier gate array switches using mixed-rate, bit-serial packets was reported in [38] , [56] . This experiment demonstrated cascaded operation of amplified photonic switch elements. BER mcasurcments were made with a received signal power of -24 dBm and the combined Rep and switching rise time were on the order of 8 ns.
VI. CONTENTION RESOLUTION TN PROTONIC SWITCHES
The next important development in photonic packet switching was to extend the previous self-routing work in 1 x N switches to N x N switches. This required demonstration of contention resolution of optical payloads. For the most part, contention resolution methods have previously been classified according to the manner in BLUMENTHAL el al.: PHOTONIC PACKET SWITCHES which they resolve packet collisions: Buffering, blocking, dropping, or deflecting [44] . Experimental demonstrations of contention resolution have focused on deflection routing and buffering with a small number of buffers as these techniques are well matched to currently available photonic techniques. N x N photonic switch fabrics used in this type of experiment are illustrated in Fig. 8(d) and (e): LiNb03 directional cDuplers [36] and semiconductor laser optical amplifier gate arrays [45].
A. Deflection Routing
Store-and-forward techniques. where packets are stored in static memories, are well-suited for electronic switches in which flow-control algorithms and buffers can be im plemented inexpensively with electronic logic. If storage buffers are expensive. as is presently the case with optical technology, then dcflcction or "hot-potato" routing [46] can be used, provided the number of input links to a crosspoint is the same as the number of output links [47] . The deflection routing protocol is ideally suited to nodes in which storage is difficult [26] . In deflection routing, internal conflicts between two packets are resolved by correctly routing one packet and deflecting the other to an available outgoing link. In this way, all packets are fmwarded, withDut elastic buffering and without packet loss.
Routing decisions are based on destination addresses and packet priorities. For example, when packets simultane ously entering both inputs of a 2 x 2 switch are destined for the same output port, the packet with higher priority is directed to the desired output port and the other packet deflected to the remaining output port. The case or equal priorities is handled with a fair resolution measure described below. Essentially, the links between switches are used as passive delay-line buffers for deflected packets. Deflection routing techniques require that the network topology be multipath or recirculatory (e.g., shuffle exchange networks [26] , Manhattan Street networks [47] ), so that deflected packets can be routed to the destination over an alternate path. The priority of deflected packets is increased to reduce end-to-end latency and to avoid deflecting a packet indefi nitely [26] . Several different measures of priority have been used, including age and distance to final destination. the choice of which impacts the overall network performance [48] .
A great deal of analysis has been performed to determine the throughput and delay penalties associated with deflect ing packets in various network architectures. In the late 1970's, the commercially produced HEP supercomputer utilized electronic deflection routing [49] . Maxemchuck has shown that. compared to a Manhattan Street network with an infinite number of buffers, 55-70% of the through put can be obtained using deflection routing [47] . The throughput of hot-potato routing has also been compared to stme-and-forward routing for networks with symmetric connectivity diagrams. such as the recirculating perfect shuffl e or rectangular grid [50J. It was shown that the performance of hot-potato routing decreases monotonically as the number of nodes increases; with several hundred nodes, the throughput of hot-potato routing is 30% of store and-forward routing. Thi s performance degradation can be compensated either by increasing the link speed or reducing the probability of deflection as discussed in a later section on contention avoidance.
The first experimental demonstration of deflection routing in a photonic packet switch was reported in [27]. This was also the first demonstration of a full 2 x 2 switch where packets were injected into both input ports, produc ing real contention conditions for the same output port. Contention conditions were created and resolved in a 2 x 2 LiNb03 switch using the experimental setup shown in Fig  13( a) . Independent packets were injected into both ports by optical power splitting of a serially generated packet stream, delaying one arm by a single packet delay, thereby aligning sequential packets in parallel at the switch inputs. Contention could then be forced by programming two sequential packets to go to the same output port, with equal or unequal priority. This switch routed bit-parallel multiwavelength packets, employing out-of-band signaling to transport the payload and header at separate wavebands (1300 and 830 nm).
A photograph of the experiment is shown in Fig. 13(b) .
This switch utilized a routing table for randomly connected networks, and the final destination addresses were carried lbbO with the packet throughout the routing process. The header field consists of 2 bits that correspond to four final des tination addresses and one priority bit. The routing table maps the four addresses into one of the two output ports. Contention resolution is processed by storing one of the two switch control states (bar or cross) in memory locations cor responding to the 26 possible input request states. Minterms that represent contention with equal priorities are not stored and are handled with finite-state logic that precedes the routing table. In the case of contention with equal priority the switch was maintained in its prior state. This method promotes fairness for statistically independent packets. Tn order to fu lly support deflection routing by updating the priority of deflected packets. this switch reinserts new headers as discussed in Section VII.
B. Shared Buffe r Deflection Routing
The performance of deflection routing in terms of packet latency variance can be improved by reducing the proba bility of deflection through the use of a small number of buffers [51] , [52] . The use of fe edforward buffers (e.g., time slot interchangers) in photonic switches is desirable from the perspective that they arc simple to control, pre serve the fi ber bandwidth, and do not suffer the buildup of optical amplifier noise as is the case with amplified recirculatory buffers. A recently demonstrated experimental 
tree-structured op tical swHch 2 x 2 photonic packet switch operating at 1.25 Gb/s with drop/add capabilities [53] is illustrated in Fig. 14. The single packet feedforward delay line memory is shared by both inputs. and provides one level of resolution for output port contention. In the case that the buffer cannot resolve a contention case, a packet is deflected. Packets entering the node at i 1 or ' i 2 or contained in Ai are perceived by the controller in one of five possible ways: empty (E), for the node (FN), caring to exit on output 01
(C I), caring to exit on output 0'2 (C2), or don't care (DC) (e.g., both outputs provide equivalent shortest paths to their dcstination). Deflections occur when packets at the input of .'lW;:! vie for the same output. When i1 and i2 are FN, one is missed. The objective of the controller is to maximize the node 's throughput by minimizing the number of deflections. Switch SW2 is just for absorption/injection, and routing switch .'lW'3 is controlled with a simple nonpriority hot potato routing of its input packets [53] .
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C. Input Buffe r Routing
Experimental demonstration of active buffering to resolve output-port contention [14] is shown in Fig. IS . Recir culating fiber-optic input buffers alleviates the problem of head-of-the-queue blocking associated with electronic sequential input buffering. In order to compensate for losses due to multiple recirculations, optical amplifiers are inserted into the switched loops. Amplified spontaneous emission (ASE) can accumulate in multiple passes, resulting in amplifier gain saturation and intersymbol interference in the bit stream. To reduce instabilities in the loop, the optical amplifier must be gated off each time a packet passes it, making it difficult to store multiple packets in a single memory. In order to have an acceptable reduction in contention probability, multiple recirculating buffers are required at each input port adding to the switch complexity and losses. This technique could also be combined with ------------------------------ elk : defl ection routing, however, optical bandwidth is better preserved and the switch is less complex if fe edforward delay lines are used as shared memory or output port buffering as discussed above.
VII. HEADER REGENERATION
Header regeneration is the process of computing, gener ating. and reinserting a header with the associated payload at the appropriate switch output port. There are several circumstances where this functionality is required: i) in all-optical photonic switches where the header is com pletely removed from the payload for processing (e.g.,
1662
Wocd generator -Optical path -Electrical palh Fig. 15 . Optical input buffering to resolve contentions using active recirculating switched fiber delay lines. hgure reproduced from [14] .
Output A Output S multiwavelength out-of-band-signaling) or ii) where routing strategies require a modification of the packet header (e.g., priority updating in deflection routed switches, cell routing in ATM switches). Generally, it is important that a header regeneration technique be employed that can operate for cascaded switches, and is independent of the number of switches a packet traverses. Reinsertion of a new optical header with a through-going packet can be acheived by impressing header information on a continuous-wave (CW) period of light embedded within an optical packet [55] . The same semiconductor amplifier laser gate that is used to route thc packet is also used to modulate the CW packet section. The critical disadvantage of this technique for multihop networks is that it only works for a one-switch pass. A more general approach has been demonstrated that allows regeneration of new headers with each switch pass [2ll]. The overall switch architccture is shown in Fig. 16 and is similar to the deflection muting 2 x 2 switch described in Section VI with the addition of an electronic routing control processor that generates new optical header information by directly modulating lasers at the header waveband. This information is merged with the outgoing payloads using wavelength-division multiplexers at the output interfaces. The paral lelism of out-of-band-signaling greatly simplifies reassembly of the packets as timing is less critical than with a bit-serial approach. Fiber delay lines are required at the output stages to match alignment of headers with the payload.
VIII. ALL-OPTICAL MULTIHOP ROUTING
All-optical multihop routing is the complete routing of packets through multiple general-purpose photonic switch stages without optoelectronic conversion of the payload except at the endpoints. At each stage, the full function ality of routing, contention resolution, header regeneration, and synchronization is required since switch nodes have multiple inputs and outputs. A necessary condition for implementation of deflection routing is to provide a means for deflected packets to reach the destination by an alternate path or through retransmission. The first demonstration of all-optical multihop packet routing that performed routing, contention resolution, and header regeneration for each packet at each stage was reported in [28] . This switch routed packets three all-optical payload hops without optical amplification. This experiment is illustrated in Fig. 17 .
Packets are routed through three switches from input port o of the first switch to output port 0 of the third switch.
The experimental block diagram in Fig. 18 illustrates how this degree of functionality for multiple all-optical switch hops is demonstrated. Packets are originally gen erated by a multi wavelength bit-parallel transmitter and inserted at input port 0 of the switch. The receiver, located at output port 0, demultiplexes the individual payload bits BLUMENTHAl. f/ al PIlOTONIC PA CKET SWITCHES for packet verification. Output port 1 is directly connected to input port 1 through a fiber-optic delay-line in order to present the switch with independent packets and to demonstrate multihop routing. Packets enter input port 0 at a rate equal to the time it takes for a packet to traverse the feedback loop. For demonstration purposes, new optical header information is inserted in real time with the outgoing payload at one of the switch output ports. The new header consists of a new port address and updated priority bit.
Individual packet headers arc cxtracted from the payload at each of the switch input ports. The control bits for each input port are further wavelength-demultiplexed and processed by the RCP. The RCP contains a combinatoric circuit that performs deflection routing and an arbitration circuit that accommodates the live lock condition. The ar bitration circuit follows the state of the priority bits as long as they are different. If priorities are the same, the arbitration circuit maintains its previous state. Thereforc, the combinatoric circuit makes decisions on states other than priority saturation. The delays are required to properly align the clock for pipelining. The output switch state is latched for a complete packet cycle while the new address and priority bits are latched for only a single bit period. The output of the RCP controls the 2 x 2 switch state of cross or bar, and generates two new control bits for the packet exiting output port 1. Whichever packet is selected to exit output port 1 has its current control hits binary complemented for reinsertion as the new control bits. This tcchnique is arbitrary and is used to facilitate verification of the switch operation.
The switch routes multiple optical wavelengths simulta neously, as demonstrated by the switching of bit parallel payloads. The electronics were only required to run at the packet rate due to WDM transmission of bit parallel packets. Packets were shown to traverse the switch up to three times and circulate up to two times around the fiber feedback loop before excess losses limited detection. The excess losses per round trip switch pass were measured at -13 dB. In a more mature system, optical amplifiers and optimized WDM components would be used to compensate for losses due to switching, coupling, and attenuation. The routing decision time, including de multi pIe xing delay, detection delay, and RCP delay was approximately 100 from payload, and optical or optoelectronic conversion.
Additionally, packets or messages can be generated or received at a local source/destination.
In a photonic packet switch, the output interface units priori information is available about the packet length, it is assumed that the framing pulses are spaced no closer than the duration of the maximum length packet (T� + 1 )7. The packet is directed to both the 1 x 2 photonic switch and the framing pulse recognizer. A passive delay is introduced before the 1 x 2 switch to match the propagation delay through the framing pulse recognizer and the delay of the gating pulse generator, so that the gating pulse and the packet arrive simultaneously at the switch.
X. SUMMARY
The main challenges in using photonic switches for 
